In Cortex-R4 pipeline: memory accesses are split across two pipeline stages, to allow longer RAM accesses times without loss of bandwidth. I want ask what's the mean by this statement? And the other question, the Data cache 1 and Data cache 2 represent
↧