Hi All,
I could understand the difference in ARM V-7 processor differences between A/R/M.
But does the clock cycle per instruction value for the various series of processors (A/R/M) remains the same or similar, assuming the data fetch and instruction fetch can be made in a single clock (say from cache) ?
Is there any white paper document discussing on it ?
What is the similarity between ARM V-7 processors ?
